August 23, 2012



# Power-Efficient, High-Bandwidth Optical Interconnects for High Performance Computing

Fuad Doany, IBM T. J. Watson Research Center





IBM Colleagues

C.Schow, F. Libsch, A. Rylyakov, B. Lee, D. Kuchta, P. Pepeljugoski, C. Baks, C. Jahnes, R. Budd, J. Proesel, J. Kash, Y. Kwark, C. Tsang, J. Knickerbocker, Y. Vlasov, S. Assefa, W. Green, B. Offrein, R. Dangel, F. Horst, S. Nakagawa, Y. Taira, Y. Katayama, A. Benner, D. Stigliani, C. DeCusatis, H. Bagheri, K. Akasofu, B. Offrein, R. Dangel, S. Nakagawa, M. Taubenblatt, M. Soyuer and many others...

- Emcore Corporation
  - N.Y. Li, K. Jackson
- Endicott Interconnects
  - B. Chan, H. Lin, C. Carver
- IBM's Terabus project partially supported by DARPA under the Chip to Chip Optical Interconnect (C2OI) Program

The opinions expressed in this presentation are those of the Author and do not necessarily represent the position of any Government funding agencies.

# **Evolution of Optical interconnects**

#### Time of Commercial Deployment (Copper Displacement):



 As distances go down the number of links goes up putting pressure on power efficiency, density and cost

Increasing integration of Optics with decreasing cost, decreasing power, increasing density



- Brief Intro to Fiber Optics Links
- Fiber Optics in HPC
  - Evolution of optical interconnects in HPC systems
  - System needs and power, cost and density challenges
- Path to Optimizing power and efficiency
  - Packaging Integration
  - Optical-PCB Technology
  - Chip-scale Integration: Generations of Parallel VCSEL Transceivers
  - Optical Link Improvements
  - New Technologies: Si Photonics, Multicore Fiber, CWDM
- Pushing the Limits of Speed and Power
  - Equalization for improved speed and margin
  - Fast SiGe circuits to probe VCSEL speed limits
- Concluding Comments

# Telecom links (10's – 1000's of km)

- -Expensive to install fiber over long distances w
- -Wavelength Division Multiplexing (WDM)
  - Maximize use of installed fiber
- -Performance is primary objective
- -Component cost secondary
  - Fiber amplifiers, dispersion compensators
  - EML's, external modulators, APD receivers...
- -Reliability and long operating life is critical

# Datacom/Computercom links (100's of meters,

or less)

- -Cost is the biggest factor
- -Transceivers are commodities
  - Multimode fiber & optics (relaxed mechanical tolerances)
  - VCSELs, pin receivers
- Reliability (was) less of an issue: pluggable modules
- -Reach typically not an issue

WDM = Wavelength Division Multiplexing

Single optical channel data carried on separate  $\lambda$ 's



**TDM** = Time Division Multiplexing

Single optical channel, Electronic Mux/Demuxing



#### **SDM** = Space Division Multiplexing



# What does an optics link consist of?





Today, VCSELs dominate the Datacom/Computer Interconnects: Millions/month Shipping Datacom VCSELs cost <\$1,Optical mouse VCSELs cost "Pennies"



- Intro to Fiber Optics Links
- Fiber Optics in HPC
  - Evolution of optical interconnects in HPC systems
  - System needs and power, cost and density challenges
- Path to Optimizing power and efficiency
  - Packaging Integration
  - Optical-PCB Technology
  - Chip-scale Integration: Generations of Parallel VCSEL Transceivers
  - Optical Link Improvements
  - New Technologies: Si Photonics, Multicore Fiber, CWDM
- Pushing the Limits of Speed and Power
  - Equalization for improved speed and margin
  - Fast SiGe circuits to probe VCSEL speed limits
- Concluding Comments

# Maintaining the HPC Performance Trend







#### Vendors System Share



Performance enabled by increased parallelism:

- Processor speed no longer primary driver
- Aggregation of massive numbers of multicore processors
- Challenging interconnect BW demands across system hierarchy
  - Intra-chip, inter-chip, on-board, intra-rack, between racks
  - Communication bottlenecks moving closer to processors
  - Optics displacing copper at ever shorter distance scales

# **Evolution of Parallel Optics in Supercomputers**

Snap 12 optical module

12 Tx or Rx at 2.5Gb/s





Module Height is 12.8 mm



2005: IBM ASCI Purple Server (LLNL)

100 TeraFLOP/s ~3000 parallel links 12+12 @ 2.5Gb/s/ch Optics for >20m links





# 2008: PetaFlop Computers





# Optics close to logic, rather than at card edge:



# 2011: This Packaging Implemented in IBM Power 775 System



 Hub/switch module, with parallel optical transmitters & receivers mounted on module surface

Avago microPOD™ modules
 12x10Gb/s parallel
 28TX+28RX per hub module



M. Fields, "Transceivers and Optical Engines for Computer and Datacenter Interconnects", OFC 2010





## 2011: IBM Power 775, Intra-Rack Parallel Optics





#### P775 Drawer

- 8 32-way SMP nodes
- Per SMP node:
  - 1 TF
  - 128 GB DRAM
  - >512 MB/s memory BW
  - >190 GB/s network BW





#### Sequoia - (96) IBM Blue Gene/Q Racks 20.013 Pflops Peak ... 1.572M Compute Cores ... ~2026 MFlops/Watt

#### 330K VCSELs/Fibers

# LAWRENCE LIVERMORE NATIONAL LABORATORY

Science in the National Interest

SEQUOIA

~8MW



# Same Optical Modules as in Power 775 / Fiber-Optic Ribbons (36X, 12 Fibers each) Compute Card with One Node (32X) 122 1.11 1.1 NALE N Water Hoses . . . 48-Fiber Connectors Redundant, Hot-Pluggable Power-Supply Assemblies

# Exascale Blueprint: U.S. Department of Energy (DOE) RFI

Re-constructed from RFI:



Issued 7/11/2011 (1-KD73-I-31583-00)

Available: www.fbo.gov Table 1. Exascale System Goals **Exascale System** Goal 2019-2020 20 MW total system **Delivery Date** power 1000 PF LINPACK and 300 PF Performance on to- be-specified applications Assume 400 GB/s off-20 MW Power Consumption\* node BW is all Optical MTBAI\*\* 6 days 6 days Assume a relatively Memory including NVRAM 128 PB lightly interconnected Node Memory Bandwidth 4 TB/ssystem at 0.1 Byte/F 400 GB/s Node Interconnect Bandwidth

- Every pJ/bit in optical link power results in a total contribution of 0.8 MW to system power
- Every 10¢/Gb/s in optical link cost translates into \$80M in system cost
  - How much power can be devoted to interconnect?
    - At todays numbers of ~25 pJ/bit, total network power = system power target = 20MW
    - Maybe 5 pJ/bit? Would be 20% of system power...

#### Computercom Driving Development and Large-Scale Deployment of Parallel Optical Transceivers



Future High Performance Computers will demand pJ/bit power efficiencies at Gb/s



- Intro to Fiber Optics Links
- Fiber Optics in HPC
  - Evolution of optical interconnects in HPC systems
  - System needs and power, cost and density challenges
- Path to Optimizing power and efficiency
  - Packaging Integration
  - Optical-PCB Technology
  - Chip-scale Integration: Generations of Parallel VCSEL Transceivers
  - Optical Link Improvements
  - New Technologies: Si Photonics, Multicore Fiber, CWDM
- Pushing the Limits of Speed and Power
  - Equalization for improved speed and margin
  - Fast SiGe circuits to probe VCSEL speed limits
- Concluding Comments



#### **Packaging Integration:**

#### ✓ Optics co-packaging

#### **Optical-PCBs**

- Minimize power in electrical link from logic to optics
  drive across chip carrier instead of board
- High BW density electrical/optical interfaces

- PCBs with integrated polymer waveguides
- High BW density optical interfaces



#### **Chip-Scale Integration**

- Optochips: chip-like optical transceivers
- Flip-chip packaging enabling dense 2-D arrays
- Direct OE to IC attachment for maximum performance



#### **Optical Link Improvements**

- Advanced CMOS for high-speed and low power
- Faster, more efficient VCSELs and PDs
- Equalization to improve link performance and margin

#### New Technologies, eg. Si Photonics



ordanic carrie

- Potential for low power, high bandwidth transceivers
- Longer reach through SMF
- Primary advantage is WDM for high BW density

#### **Optical PCB's** with Integrated Transceivers: Key to Lower Cost, Tighter Integration



From Fibers and modules...





# ... to integrated waveguides on PCBs with optical components







# Vision: Optical MCMs Optics co-packaged with logic

#### **Advantages**

- Low cost pick and place assembly
- Passive routing functions: shuffles, splits
- Bring optics close to chips for maximum performance and efficiency
- Enables use of low-cost PCBs eliminates design challenges for high-speed electrical links



# Complete Technology Demonstrated:

PCB with polymer waveguides

Chip-Scale Transceivers "Optochips"

> Optical MCMs Optochips on MCM

# oPCB: Polymer WG on board or flex



# Optical-PCB Technology: Waveguides, Turning Mirrors, Lens Arrays

- Polymer waveguides on low-cost FR4 substrate
- Lithographic patterning
  - 48 channels, 35µm core, 62.5 µm pitch





#### Waveguide on flex



10

5

15

20

25

**Channel Number** 

30

35

40



#### WG-to-MMF connector





# Optical-PCB Technology: Full Link Assembly



80



#### Optomodule: with heat sink and lens array







- Exclusive use of flip-chip packaging for maximum performance and density
- Chip-scale packages → Optochips
- Packaging for WG and direct fiber coupling









 10 Gb/s max per channel (thru WG)

- 13.5 pJ/bit
- 130 nm CMOS



F. E. Doany, "160 Gb/s Bidirectional Polymer Waveguide Board-Level Optical Interconnects using CMOS-Based Transceivers," IEEE Adv. Packag., May 2009.

#### 985-nm Transceivers: High-speed, Low power

		High-speed variant			AAA	
$\infty$	$\infty \infty \propto$	Power/channel (mW)	135	$\odot$	$\infty$	$\infty$
		Data Rate, max (Gb/s)	15			
$\infty$		Aggregate Data Rate (Gb/s) Bi-directional	240	<b>0</b>		$\infty$
	TX: 20GD/S	Power Efficiency, TX+RX (pJ/bit)	9	R	X: 15GD/S	
$\infty$	$\infty \infty$	Area Efficiency (Gb/s/mm <sup>2</sup> )	14.1	0	$\overline{000}$	$\infty$
$\infty$			2₫	50m V 🤇	67ps	$\infty$



C. L. Schow et al., "A single-chip CMOS-based parallel optical transceiver capable of 240 Gb/s bi-directional data rates," IEEE JLT, 2009.

C. L. Schow *et al.*, "Low-power 16 x 10 Gb/s Bi-Directional Single Chip CMOS Optical Transceivers operating at < 5 mW/Gb/s/link," *IEEE JSSC*, 2009.



## **Migration to 850-nm Wavelength**

- Datacom industry standard wavelength
  - Multiple suppliers, low-cost, optimized MMF fiber bandwidth
- Lower loss in polymer waveguides
  - 0.03dB/cm at 850nm compared to 0.12dB/cm at 985nm
  - Loss for a 1m link: 850 nm = 3dB, 985 nm = 12dB
- Retain the highly integrated packaging approach: dense Optomodules that "look" like surfacemount electrical chip carriers
- Si carrier platform: high density integration of the electrical and optical components



Optically enabled MCM (OE-MCM)

<u>Terabus 850 nm</u>

- 24TX + 24 RX Transceiver
  - 2x12 VCSEL and PD arrays
  - 2 CMOS ICs









- Optochip soldered onto high-speed organic carrier (EIT CoreEZ<sup>TM</sup>)
- 24 TX + 24 RX high-speed I/O routed to probe sites on the surface









- TX operates up to 20 Gb/s, RX to 15 Gb/s
- Tested with fiber probe
- 360 Gb/s bi-directional total
  24 + 24 @ 15 Gb/s
- Uniform performance RX sensitivity

F. E. Doany et al., "Terabit/s-Class 24-Channel Bidirectional Optical Transceiver Module Based on TSV Si Carrier for Board-Level Interconnects," ECTC 2010.

# **Optical PCB in Operation**



15 Gb/s



# all off









- 15 channels each direction at 15 Gb/s, BER < 10<sup>-12</sup>
- 225 Gb/s bi-directional aggregate
- 145 mW/link = 9.7 pJ/bit



F. E. Doany et al., "Terabit/s-Class Optical PCB Links Incorporating 360-Gb/s Bidirectional 850 nm Parallel Optical Transceivers," IEEE JLT, Feb. 2012. © 2011 IBM





Suitable for fiber or waveguide coupling

Holey Optochip enables dense integration with simplified packaging

IBM

24+24 channel 850-nm optical transceiver based on "holey" CMOS IC Fiber-coupled version







- Tb/s target → 24 TX + 24 RX @ 20 Gb/s = 0.96 Tb/s
  - Circuit design focus on power efficiency, targeting 5 pJ/bit
  - Single "holey" CMOS IC -- bulk CMOS process + wafer-level post-processing for optical vias
  - Dual-lens system → relaxed tolerances & efficient coupling



- F. E. Doany et al., "Dense 24 Tx + 24 Rx Fiber-Coupled Optical Module Based on a Holey CMOS Transceiver IC," ECTC 2010, pp. 247–255.
- C.L. Schow et al., "A 24-Channel 300Gb/s 8.2pJ/bit Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single "Holey" CMOS IC," IEEE JLT, Feb 2011.

## Holey Optochips: Direct OE to IC packaging at 850 nm





N. Li et al., "High-Performance 850 nm VCSEL and Photodetector Arrays for 25 Gb/s Parallel Optical Interconnects," OFC 2010, paper OTuP2.









Flip-chip soldered Optochip



Low-profile, high-speed connector:

ISI HiLo, 0.8 mm pitch

# Transceiver Optomodule plugged into test board











#### **Low-Power optimization**

- Probe-able version of chip carrier
  - Intrinsic Optochip performance
- BER < 10<sup>-12</sup> for 18 RX links
- Wall-plug power counting all contributions

Link Component	Supply Voltage	Power Dissipation (mW)	
LDD	1.8	26	
VCSEL	2.6	10	
TIA	1.7	14	
RX_LA	1.8	( 39 R)	
RX_IO	1.0	9	
Total		98	



© 2011 IBM

- Holey Optochip is complete transceiver providing Tb/s data transfer in ~ 30mm<sup>2</sup>
  - Potential for direct flip-chip packaging to MCM
  - Current packaged implementation limited by BGA pitch of PCB
- Best commercial modules: requires 8 modules with ~600mm<sup>2</sup> footprint





# Path to Optimizing Link Power Efficiency





- WDM  $\rightarrow$  high BW density
- Low-power devices, but must consider full link power:
  - modulator + drive circuits + laser



### Example: Basic Analog Link, 20 Gb/s, 90-nm CMOS



- Compared to VCSEL links (not including laser and tuning power):
  - MZ modulators comparable

40

- RR potentially ~30% lower (without laser)
  - Require precise temperature stabilization
- Primary advantage for Si photonics is WDM capability and density potential
  - MUST be implemented cost effectively and with low optical loss
- Sub-pJ/bit Si photonic TX and RX demonstrated at 10Gb/s
  - Using digital clocked circuits, typically limited to lower speeds

Laser not included

#### New Technologies: More BW per Fiber

- Si Photonics with WDM
  - Can alleviate fiber management issues

Potential VCSEL-Based Transceiver Technologies:

- Coarse WDM (CWDM)
- Multicore Fiber

Where is the room for 10x more fiber?



46 Terabit/s Optical Backplane Up to 3 per rack

Power 775 System

# MAUI: $4\lambda$ CWDM, 48ch, 12 Fibers, 0.5Tb/s, ~6pJ/bit





G. Panotopoulos, Workshop on Interconnections Within High-Speed Digital Systems Santa Fe, May 2004 B. Lemoff et. al. IEEE LEOS 2005

Agilent Labs:

# An Alternative to CWDM: Multicore Fiber

- MCF = Multiple Cores in a single fiber strand
- •7 lasers coupled to MCF  $\rightarrow$  packaging challenge
- •7 wavelengths in a single fiber  $\rightarrow$  Manufacturing, Mux/Demux challenge





![](_page_44_Picture_1.jpeg)

- Intro to Fiber Optics Links
- Fiber Optics in HPC
  - Evolution of optical interconnects in HPC systems
  - System needs and power, cost and density challenges
- Path to Optimizing power and efficiency
  - Packaging Integration
  - Optical-PCB Technology
  - Chip-scale Integration: Generations of Parallel VCSEL Transceivers
  - Optical Link Improvements
  - New Technologies: Si Photonics, Multicore Fiber, CWDM

#### Pushing the Limits of Speed and Power

- Equalization for improved speed and margin
- Fast SiGe circuits to probe VCSEL speed limits

Single-Channel Transceiver Studies to Determine Technology Limits and Future Directions

Concluding Comments

# Un-equalized CMOS Links Achieve 25 Gb/s, Record Efficiency

![](_page_45_Picture_1.jpeg)

![](_page_45_Figure_2.jpeg)

- Record power efficiencies: 2.6pJ/bit @ 15 Gb/s, 3.1 pJ/bit @ 20 Gb/s
- Transmitter equalization will likely yield further improvement
- C. L. Schow et al., "A 25 Gb/s, 6.5 pJ/bit, 90-nm CMOS-Driven Multimode Optical Link," IEEE PTL, 2012, in press.

## 90-nm CMOS Inverter-Based RX without TX Equalization

![](_page_46_Figure_1.jpeg)

![](_page_46_Figure_2.jpeg)

 Power consumption is on the order of exascale requirements

![](_page_46_Figure_4.jpeg)

![](_page_46_Figure_5.jpeg)

J. Proesel, C. Schow, A. Rylyakov, "Ultra Low Power 10- to 25-Gb/s CMOS-Driven VCSEL Links," OFC 2012, paper OW4I.3.

# Transmitter and Receiver Equalization

IBM

Feed-Forward Equalizer (FFE) circuit for adjustable output pre-emphasis

![](_page_47_Figure_3.jpeg)

- Feed-Forward Equalizer (FFE) leveraging extensive electrical serial link design
- Equalization heavily applied to VCSEL outputs for end-to-end link Optimization

# Applying Signal Processing to Low Power Optical Links

![](_page_48_Picture_1.jpeg)

![](_page_48_Figure_2.jpeg)

• A. V. Rylyakov *et al.*, "Transmitter Pre-Distortion for Simultaneous Improvements in Bit-Rate, Sensitivity, Jitter, and Power Efficiency in 20 Gb/s CMOS-driven VCSEL Links," *J. of Lightwave Technol.*, 2012.

# TX & RX Equalization for End-to-End Link Optimization

![](_page_49_Figure_1.jpeg)

 A. V. Rylyakov et al., "Transmitter Pre-Distortion for Simultaneous Improvements in Bit-Rate, Sensitivity, Jitter, and Power Efficiency in 20 Gb/s CMOS-driven VCSEL Links," J. of Lightwave Technol., 2012.

# Summary of Power Efficiency Trends

IBM

4 generations of 90-nm CMOS-driven optical links

![](_page_50_Figure_3.jpeg)

## **10X improvement in power efficiency**

[1] C. P. Lai *et al.*, "20-Gb/s Power-Efficient CMOS-Driven Multimode Links," Optical Fiber Communication (OFC) Conference 2011, Los Angeles, CA, Mar. 2011.

[2] C. L. Schow et al., "A 25 Gb/s, 6.5 pJ/bit, 90-nm CMOS-driven multimode optical link," IEEE Photon. Technol. Lett., vol. 24, no. 10, May 2012.

[3] J. E. Proesel, C. L. Schow, A. V. Rylyakov, "Ultra low power 10- to 25-Gb/s CMOS-driven VCSEL links," *Proc. Optical Fiber Communication (OFC) Conference 2012*, Los Angeles, CA, Mar. 2012.

[4] J. E. Proesel et al., "Ultra low power 10- to 28.5-Gb/s CMOS-driven VCSEL-based optical links," OSA J. of Optical Comm. and Networking, in press. © 2011 IBM

## SiGe 8HP (130-nm BiCMOS): Pushing Speed Limits of VCSEL Links

![](_page_51_Figure_1.jpeg)

![](_page_51_Figure_2.jpeg)

- Fully differential designs
- FFE circuit included in TX output for VCSEL pre-distortion/pre-emphasis and in RX output to drive through packages and boards

![](_page_52_Picture_1.jpeg)

#### 40 Gb/s link using a 20 Gb/s VCSEL

![](_page_52_Figure_3.jpeg)

A. V. Rylyakov et al. "A 40-Gb/s, 850-nm, VCSEL-Based Full Optical Link," OFC 2012, paper OThE1.1, Mar. 2012.

# BER Proves Robust Operation at 35- and 40 Gb/s

![](_page_53_Figure_1.jpeg)

![](_page_53_Picture_3.jpeg)

# Summary: Path to High-Speed, Low-Power, Dense Parallel Optical Transceivers

- Dense hybrid integration can achieve very high performance
  - Optics near CPU
  - Optics co-packaging
  - Integrated Optochips

![](_page_54_Picture_5.jpeg)

**Optically-enabled MCMs** 

![](_page_54_Picture_6.jpeg)

#### Optical-PCB

- PCBs with integrated polymer waveguides
- On-board module-to-module high BW density optical interfaces

#### Advanced Circuits - CMOS scaling

- Expect future technologies to offer benefits in speed and power
- SiGe for ultimate speed
- Continuous VCSEL improvements also critical in efficiently pushing to higher speeds

![](_page_54_Figure_14.jpeg)

![](_page_54_Figure_15.jpeg)

![](_page_54_Picture_16.jpeg)

#### 55

![](_page_55_Picture_1.jpeg)

#### VCSEL transceivers evolving to meet exascale needs

– Power, speed, density, cost ...

#### Coexistence for VCSELs and Si Photonics

- No one-size-fits-all technology for optics
- Incumbent technologies are not easily displaced
- Critical challenge for Si photonics is packaging.

#### New approaches and innovation required

- Shrinking margins to meet aggressive power numbers
- Equalization and more advanced circuits
- o-PCB, CWDM, multicore fibers...
- Future Computercom cost/density/performance targets require holistic approach to design and manufacture of optical interconnects
  - Closer collaboration between system manufacturer and suppliers of TRX, OPCB ...

#### Daunting challenges open many opportunities for innovation

![](_page_56_Picture_0.jpeg)

# Back up

![](_page_56_Picture_2.jpeg)

# Signal Integrity: Eye Diagrams

Eye Diagrams = snapshot of performance: amplitude, speed, noise, jitter, distortion...

5 Gb/s, Excellent Eye

15 Gb/s, Marginal Eye

#### **Receiver Sensitivity**

- Min optical power required for specified BER (often 10<sup>-12</sup>)
- Degrades at higher data rates due to bandwidth limitations

**ISI:** Inter-symbol interference, eye depends on bit history R1A -5 • R1B 5 Gb/s **Amplitude** noise Example: Ratio Extinction 985-nm Terabus 10 Gb/s log10[BER] Ratio, transceivers iii iii P1/P0 Error 12.5 Gb/s КЗА R3B iitter 15 Gb/s R3C R3D Bit R4A -10 R4B R4C -11 R4D -12 13 12 11 10 -9 -2 OMA (dBm) 0 = no light**Optical Power** © 2011 IBM Courtesy Clint Schow, IBM

![](_page_58_Figure_1.jpeg)

•Effective FIT rate for 11ch 'link' with typical VCSEL Wearout and Random FIT=10/device •Sparing (12<sup>th</sup> device) reduces Eff. FIT to low levels.

# of Links	No Spare VCSEL + 50 FIT unspared	Spare VCSEL + 50 FIT unspared [time to 1st fail]	Spare VCSEL only [time to 1st fail]	
1K	1.5 fails/year	20Khrs	252Khrs	
10K	1 fail/month	2Khrs	174kHrs	ExaScale will need sparing
100K	2.68 fails/week	200hrs	39Khrs	+ ultra-reliable components
1M	3.8 fails/day	20hrs	12Khrs	•

![](_page_59_Figure_1.jpeg)

- Mach-Zehnder: less T sensitivity, more power, larger area
  - Bandwidth >100nm
- Ring Resonator: high Q for lower power but T sensitivity, also much smaller
  - Bandwidth < 1nm

![](_page_59_Picture_6.jpeg)

50-µm scale bars

#### Wavelength-Insensitive Mach Zehnder (WIMZ)<sup>1</sup>

![](_page_59_Picture_9.jpeg)

<sup>1)</sup> J. Van Campenhout, *Optics Express*, **17** (26) 24020.

Challenges:

- Packaging
- Reliability
- Thermal
- Polarization issues

## Key Advantage for Multimode Optics: Alignment Tolerance

![](_page_60_Picture_1.jpeg)

![](_page_60_Picture_2.jpeg)

C.L. Schow *et al.*, "A 24-Channel 300Gb/s 8.2pJ/bit Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single "Holey" CMOS IC," *IEEE JLT*, Feb 2011.